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Abstract. In this paper we present a framework for defining lineariz-
ability on weak memory models. The purpose of the framework is to be
able to define the correctness of concurrent algorithms in a uniform way
across a variety of memory models. To do so linearizability is defined
within the framework in terms of memory order as opposed to program
order. Such a generalisation of the original definition of linearizability
enables it to be applied to non-sequentially consistent architectures. It
also allows the definition to be given in terms of observable effects rather
than being dependent on an understanding of the weak memory model
architecture. We illustrate the framework on the TSO (Total Store Or-
der) weak memory model, and show that it respects existing definitions
of linearizability on TSO.
1 Introduction
The use of weak (or relaxed) memory models is standard practice in modern
multiprocessor hardware [18]. There are numerous examples including the TSO
(Total Store Order) memory model [16, 18], and the memory models of the Power
and ARM architectures [1]. TSO is implemented by the x86 architecture used
by the chip manufacturers Intel and AMD. The Power architecture is used by
IBM, and ARM is the most widely used architecture in mobile devices [10].
All of these architectures provide efficiency gains by reducing the number
of accesses to shared memory. For example, in the TSO architecture a buffer is
used to store any writes to variables until they can be flushed to memory at a
convenient time. This time is determined by the hardware to increase efficiency,
however if necessary fences can be used in the code to force a write to memory.
Such instructions flush the entire contents of the buffer to memory.
There is a trade-off between efficiency of the underlying architecture and
the use of fences. Furthermore, the presence of both a complicated underlying
architecture and associated flushes and fences means there is increased subtlety
of the correctness of any given algorithm. This has motivated an increasing
interest in verifying the correctness of concurrent algorithms on weak memory
models; for example, see [3, 11, 8, 17, 19, 20] for work on TSO.
The standard notion of correctness for concurrent objects is linearizability
[12]. Given a specification and a concurrent implementation, the idea of lineariz-
ability is that any concurrent execution of the implementation must be consistent
with some sequential execution of the specification. The sequential execution is
obtained by identifying linearization points at which the potentially overlapping
concurrent operations are deemed to take effect instantaneously.
A number of approaches have been developed for proving linearizability on
sequentially consistent architectures, i.e., those without a weak memory model,
along with associated tool support [2, 4, 21, 9, 5, 6, 15]. In particular, Derrick et
al. [5, 6, 15] have developed a method for proving linearizability supported by the
interactive theorem prover KIV [14]. The method consists of proving a number
of simulation rules relating a model (a state-transition system) derived from the
code and a model representing the abstract specification. This method has been
proved sound and complete, the soundness and completeness proofs themselves
being done in KIV.
Our recent work, [8], extends the method of Derrick et al. to TSO. To do this,
it explicitly adds details of the TSO architecture, i.e., buffers, flushes and fences,
into the model derived from the code. To relate this model to the abstract speci-
fication, a new set of simulation rules is required to deal with these architectural
details which do not occur in the abstract specification.1 These rules correspond
to a new definition of linearizability, referred to in [8] as TSO-linearizability, for
which new tool support is required. Due to the explicit modelling of the TSO
architecture, we refer to this approach as an architectural approach. In [7], we
extend this to provide a framework for developing architectural approaches to
verification for other weak memory models.
In this paper, we define a new framework for correctness in terms of the
observable behaviour of weak memory models (as opposed to their underlying
architectures). This is beneficial for two reasons. Firstly, the details of many
commercial architectures, including Power and ARM, are not available publicly.
However, their observable behaviour can be derived via testing: a substantial
effort in this direction has already been undertaken for Power and ARM [13].
Secondly, by abstracting from the details of the underlying architecture, the
observational approach allows us to use the existing simulation rules and tool
support for linearizability. Specifically, the framework does not include architec-
tural details in the model derived from the code and hence, in contrast to the
architectural approach, does not require new simulation rules or tool support for
each memory model.
The paper is structured as follows. Section 2 introduces the notion of lin-
earizability. Section 3 introduces the TSO memory model and the architectural
approach to linearizability on TSO from [8]. Section 4 provides our observational
definition of linearizability and shows it is consistent with the architectural defi-
nition for TSO. Section 5 discusses the generalisation of the framework to other
weak memory models including ARM and Power.
The following is used as a running example throughout the paper.
1 The related work of Burckhardt [3] and Gotsman [11] avoid this issue by modifiying
the abstract specification. We are motivated, however, to allow implementations
on TSO to be proved correct with respect to standard specifications of concurrent
objects.
1.1 Example: seqlock
The Linux reader-writer mechanism seqlock allows the reading of shared vari-
ables without locking the global memory, thus supporting fast write access. It
works as follows. A thread wishing to write to the shared variables, x1 and x2,
say, acquires a software lock and increments a counter c. It then proceeds to
write to the variables, and finally increments c again before releasing the lock.
The lock ensures synchronisation between writers, and the counter c ensures
the consistency of values read by other threads as follows. The two increments
of c ensure that it is odd when a thread is writing to the variables, and even
otherwise. Hence, when a thread wishes to read the shared variables, it waits
in a loop until c is even before reading them. Also, before returning it checks
that the value of c has not changed (i.e., another write has not begun). If it has
changed, the thread starts over.
Figure 1 provides an abstract specification, in which operations are regarded
as atomic. A valid behaviour2 of seqlock on a sequentially consistent architecture
is: 〈write(t1, 1, 2); read(t1, 1, 2); read(t2, 1, 2)〉, where, for example, write(t1, 1, 2)
denotes thread t1 calling the write operation with parameters 1 and 2.
word x1 = 0, x2 = 0;
atomic write(in word d1,d2) {
x1 = d1;
x2 = d2;
}
atomic read(out word d1,d2) {
d1 = x1;
d2 = x2;
}
Fig. 1. seqlock specification
The assumption of atomicity is dropped in the concurrent implementation
given in Figure 2 where the statements of operations may be interleaved. Here
a local variable c0 is used by the read operation to record the (even) value of c
before the operation begins updating local variables d1 and d2.
2 Linearizability
Linearizability [12] is the standard correctness criterion for verifying concurrent
implementations such as seqlock. Linearizability provides the illusion that each
operation executed by a thread takes effect instantaneously at some point be-
tween its invocation and its return; this point is known as the linearization point.
For example, in seqlock the linearization point of the write operation is the sec-
ond store to c; after this the values written by the operation can be read by
other threads.
Linearizability is defined on histories, which are sequences of events that can
be invocations or returns of operations from a set I and performed by a particular
2 We use the term behaviour to informally refer to a sequence of operations an object
may undergo. Later we formalise this as histories used in the standard definition of
linearizability, and as executions used in our observational definition of linearizability.
word x1 = 0, x2 = 0;
word c = 0;
write(in word d1,d2) {
acquire;
c++;
x1 = d1;
x2 = d2;
c++;
release;
}
read(out word d1,d2) {
word c0;
do {
do {
c0 = c;
} while (c0 % 2 != 0);
d1 = x1;
d2 = x2;
} while (c != c0);
}
Fig. 2. seqlock implementation [3]
thread from a set T . Invocations have an input from domain In and returns have
an output from domain Out ; both domains contain the value ⊥ indicating no
input or output. On a sequentially consistent architecture we define events and
histories as follows:
Event =̂ inv〈〈T × I × In〉〉 | ret〈〈T × I ×Out〉〉
History =̂ seqEvent
Following [12], each event in a history can be uniquely identified by its opera-
tion which we assume is annotated with a subscript representing the occurrence
of that operation in the history, so writen is the nth write operation.
Since operations are atomic in an abstract specification, its histories are
sequential , i.e., each operation invocation will be followed immediately by its
return. The histories of a concurrent implementation, however, may have over-
lapping operations and hence have the invocations and returns of operations
separated. However to be legal , a history should not have returns for which
there has not been an invocation.
Example 1. The following is a possible history of the seqlock implementation:
〈inv(t1, write1,(1, 2)), inv(t2, read1,⊥), ret(t1, write1,⊥), ret(t2, read1,(1, 2))〉
Since write1 and read1 overlap, h is not sequential. It is however legal. 2
The histories of specifications are also complete, i.e., they have a return for
each invocation. This is not necessarily the case for implementation histories.
To make an implementation history complete, it is necessary to add additional
returns for those operations which have been invoked and are deemed to have
occurred, and to remove the remaining invocations without matching returns.
Definition 1 (Linearizability [12]). An implementation of a concurrent ob-
ject is linearizable with respect to a specification of the object iff for each history
h of the implementation, (1) there is a (sequential) history hs of the specifica-
tion such that the operations of a legal completion of h are identical to those of
hs, and (2) the precedence ordering of h is preserved by that of hs, i.e., only
overlapping operations of h may be reordered with respect to each other in hs. 2
3 The TSO memory model
A weak memory model gives rise to additional behaviours that are not possible
on a sequentially consistent architecture. As an example of a weak memory
model, we consider the TSO architecture [16, 18].
In TSO, each processor core uses a store buffer , which is a FIFO queue
that holds pending stores (i.e., writes) to memory. When a thread running on a
processor core needs to store to a memory location, it enqueues the store to the
buffer and continues computation without waiting for the store to be committed
to memory. Pending stores do not become visible to threads on other cores until
the buffer is flushed, which commits (some or all) pending stores to memory.
The value of a memory location loaded (i.e., read) by a thread is the most recent
in that processor’s local buffer, and only from the memory if there is no such
value in the buffer (i.e., initially or when all stores for that location have been
flushed). The use of local buffers allows a load by one thread, occurring after a
store by another, to return an older value as if it occurred before the store.
In general, flushes are controlled by the CPU. However, a programmer may
explicitly include a fence, or memory barrier , instruction to force flushes to
occur. Therefore, although TSO allows some non-sequentially consistent be-
haviours, it is used in many modern architectures on the basis that these can be
prevented, where necessary, by programmers using fence instructions.
On TSO for example, when we run seqlock the acquire command of the
software lock necessarily has a fence to ensure synchronization between writer
threads, however a fence is not required by the release command, the effect
of which may be delayed. This can lead to unexpected behaviour on TSO. For
example, 〈write(t1, 1, 2); read(t1, 1, 2); read(t2, 0, 0)〉 is a possible behaviour if
t1’s local buffer is not flushed until after t2’s read .
The effects of weak memory models, such as TSO, can be understood in
terms of potential reordering of program commands, i.e., atomic interactions
with memory such as loads, stores and fences. The order that the commands of
a program p occur in code is captured by the program order, which we denote by
<p . On a sequentially consistent architecture each thread preserves the program
order. However, this is not the case on weak memory models, including TSO. In
particular, the order of a store occurring before a load in TSO is not preserved in
the shared memory unless the store is flushed before the load occurs. To formalise
such effects we introduce a memory order, which we denote by <m(p), and which
denotes the order the commands of program p take effect in the shared memory.
The effect of TSO can then be characterised by saying that load <p store⇒ load
<m(p) store, etc., but that store <p load does not imply store <m(p) load.
These effects are summarised in the following table taken from [18]. The
commands include an atomic read-modify-write, RMW (e.g., a compare-and-
swap (CAS)), and a fence. To be atomic, the former needs to write to memory
immediately and hence necessarily includes a fence on TSO (since the write
will be placed at the end of the FIFO store buffer). In the table, X denotes an
enforced ordering and B denotes that commands can be reordered but bypassing
is required if the commands are to the same variable. Bypassing means that the
value read is the one that was most recently written by the thread even if it is
not yet in the shared memory.
TSO Command 2
load store RMW fence
load X X X X
store B X X X
RMW X X X X
C
o
m
m
a
n
d
1
fence X X X X
3.1 Linearizability on TSO
The effect of store buffers means that it is necessary to adapt the linearizability
definition for TSO. This is done in [8, 7] by considering how the histories of the
implementation are altered, and defining a transformation which then allows
concurrent histories to be compared with abstract ones.
To do this, the flush commands are recorded as special events in the TSO
histories. Such an event is identified by the thread from whose buffer a value
is flushed, and either an operation, if the flush is of the last value written by
the operation, or ⊥ otherwise. Events and histories on TSO are then defined as
follows:
EventTSO =̂ inv〈〈T × I × In〉〉 | ret〈〈T × I ×Out〉〉 | flush〈〈T × (I ∪ {⊥})〉〉
HistoryTSO =̂ seqEventTSO
The predicate flush?(e) holds for an event e ∈ EventTSO iff e is a flush event.
In a sequentially consistent architecture an operation by a thread takes effect
at some point between its invocation and return. On a weak memory model,
however, the effect of an operation may be delayed until some, or all, of its stores
have been flushed. On TSO an operation may actually take effect at any time up
to the flush of the last value written by the operation. Implementation histories
are thus transformed to reflect this by extending the duration of operations which
perform stores: the effective return of an operation in a TSO history is either the
flush of the final value written by the operation or the return of the operation,
whichever occurs later in the history.3 To represent this, a transformation is
defined on histories by:
– moving the return of an operation to replace the final flush for the operation
when such a flush occurs after the return, and
– removing all other flushes.
This is encapsulated in the following definition, where for a sequence s, head s is
the first element of s, tail s is s without the first element, s ⊕ {n 7→ v} replaces
3 This principle is also used in other work on linearizability in TSO [19].
the nth value of s with value v , #s is the length of s, s(n) is the nth element
of s, and s a t is the concatention of s with a sequence t :
trans(h) =̂


〈 〉 if h = 〈 〉
trans(tail h) if flush?(head h)
trans(tail(h ⊕ {n 7→ head h})) if DelayedRet(h,n), n ≤ #h
〈head h〉a trans(tail h) otherwise
where DelayedRet(h,n) =̂ ret?(head h) ∧ flush?(h(n)) ∧ (head h).i = h(n).i .
Example 2. One history hTSO of the behaviour 〈write(t1, 1, 2); read(t1, 1, 2);
read(t2, 0, 0)〉 is:
〈inv(t1, write1, (1, 2)),flush(t1,⊥), ret(t1, write1,⊥), inv(t1, read1,⊥),
ret(t1, read1, (1, 2)), inv(t2, read2,⊥), ret(t2, read2, (0, 0)),
flush(t1,⊥),flush(t1,⊥),flush(t1,⊥),flush(t1,⊥),flush(t1, write1)〉
where t1’s local buffer is not fully flushed until after the two reads (there are 6
stores including the acquisition and release of the lock). trans(hTSO) is then
〈inv(t1, write1, (1, 2)), inv(t1, read1,⊥), ret(t1, read1, (1, 2)),
inv(t2, read2,⊥), ret(t2, read2, (0, 0)), ret(t1, write1,⊥)〉 2
The transformed history intuitively captures the behaviour on TSO and can
be compared to histories of the abstract specification using the definition of
linearizability of Section 2. Thus, linearizability on TSO is defined [8] by first
transforming a concurrent history according to trans, then (as in the standard
definition) comparing the result to an abstract history.
Definition 2 (TSO-linearizability). An implementation of a concurrent ob-
ject is linearizable on TSO with respect to a specification of the object if for each
history hTSO of the implementation, there exists a (sequential) history hs of the
specification such that conditions of Definition 1 hold with h = trans(hTSO). 2
4 Observational definition of linearizability on weak
memory models
The approach to defining linearizability on TSO in Section 3.1 can be similarly
applied to other weak memory models [7]. However, it depends on an under-
standing of the implementation details of the architecture which are used to
derive the implementation histories. It also leads to a different relationship be-
tween concrete and abstract histories, specifically one involving a composition
of a history transformation function and the standard definition of linearizabil-
ity. This means existing proof techniques, and their support tools, need to be
extended.
Adopting an observational, rather than architectural, definition of lineariz-
ability overcomes both of these problems. It abstracts from architectural details,
being based instead on memory order, and requires the standard linearizability
relationship to hold between concrete and abstract histories.
In this section, we use the memory order <m(p) to define our framework
for linearizability. To do so we begin by formalising the notion of an execution,
which allows us to define the memory order in terms of the program commands.
4.1 Executions
On any memory model, an execution is a sequence of commands, which inter-
act with shared memory. Branching statements (such as if (condition) and
while (condition)) are included in executions as loads of the shared variables
in condition, and their presence in a program affects the executions of that
program. For example, letting store(x , v) be a command which writes value v
to variable x , and load(x ) be a command which reads x , the executions of the
program fragment
x = n;
if (x > 0) y = n;
include 〈store(x , 1), load(x ), store(y , 1)〉 when n = 1 and 〈store(x , 0), load(x )〉
when n = 0, but not 〈store(x , 0), load(x ), store(y , 0)〉 when n = 0.
We now formalise what we mean by commands. A command is either an
invocation of an operation, or a load, a store, an atomic read-modify-write, or a
memory-model specific command. For example, for TSO we add fence and flush
commands. We could add returns of operations to commands but instead identify
the return of an operation with the last command associated with that operation.
Each command is identified as being executed by a thread from type T , belonging
to an occurrence of an operation of type I 4. Invocations have an associated
input from domain In. Load commands have an associated variable of type
Var (the variable that they read) and write and read-modify-write commands
have both an associated variable and a value of type Val (the value written
to that variable). For example, the statement x1 = d1 in operation write of
seqlock when performed by a thread t ∈ T is represented by the command
store(t , writen , x1, d1).
Command =̂ inv〈〈T × I × In〉〉 | store〈〈T × I × Var × Val〉〉 |
load〈〈T × I × Var〉〉 | RMW 〈〈T × I × Var × Val〉〉 | . . .
For a command c, we let c.t ∈ T denote the thread that executed the
command and c.i ∈ I denote the operation it belongs to, and (where applicable)
c.var ∈ Var denote the variable of the command. We let the predicate inv?(c)
hold iff c is an invocation command, and store?(c), load?(c) and rmw?(c) iff it
4 To distinguish identical commands such as the two stores to c in the write operation
of seqlock we would add other identifying information such as program counters, but
we elide that detail here.
is a store, load or read-modify-write command, respectively. For TSO, we let the
predicates fence?(c) and flush?(c) hold iff c is a fence or flush command.
We now define the executions exec for a program p on a sequentially consis-
tent architecture, and those execm on a memory model m. These are subsets of
exec0 which are the executions of p that can occur on any memory model that
supports bypassing. First, an Execution is defined as a sequence of commands.
Execution =̂ seqCommand
We then let Object denote the set of all concurrent objects. Such objects are
represented by the implementation model (a state transition system) in the proof
method of Derrick et al. [5, 6, 15]. For any o ∈ Object and program p comprising
a sequence of (potentially overlapping) calls to o’s operations, let exec0(o, p)
denote the set of executions of p obtained by any reordering of the commands
of p that satisfy the following properties:
(a) If a certain command occurs within a branch of the program due to, for
example, an if or while statement, the command should occur in an exe-
cution precisely when that particular branch is taken in the execution. This
ensures the control structure of the program is respected in the reordered
executions.
(b) Whenever a load r is moved before a store w to the same variable, the
resulting executions behave as if the value read by r is that written by w .
This captures the notion of bypassing introduced in Section 3. In a state
transition-system approach (like that of Derrick et al. [5, 6, 15]) it could be
captured by an additional variable for each thread t and shared variable x
capturing the latest value written to x by t .
So exec0(o, p) contains all reorderings of p’s commands that satisfy (a) and
(b), and thus corresponds to those that can occur on any weak memory model
that supports bypassing. Since bypassing is a common feature of weak memory
models, we use this set of executions as the basis of our definitions. However,
(b) could be dropped for a particular memory model if necessary.
The program order <p ⊆ Command ×Command of program p captures the
order that the commands occur in the code run by each thread. An invocation
command inv(t , i , in), although not explicitly appearing in the code, is ordered
as if it appeared in the code before the first statement of i , i.e., inv(t , i , in) <p c
for all commands c of operations called by p with c.t = t and c.i = i .
Note that <p is not a total order. It does not relate commands of different
threads. We assume all synchronisation between threads (e.g., acquiring and
releasing locks) is done in terms of loads and stores to shared variables. We don’t
actually formalise <p here although one could since a program can be formalised
as a sequence of invocation commands, and then <p can be formalised in terms
of the order of the invocations, program counters, etc., which define the program
order for each thread.
The executions of a program p on a sequentially consistent architecture are
precisely those executions which respect the program order <p :
exec(o, p) =̂ {e : exec0(o, p) | ∀ i , j : dom e • e(i) <p e(j )⇒ i < j}
For a given memory model m, <m(p)⊆ Command × Command is a partial
order on commands capturing the memory order . This order is generally weaker
than the program order allowing reordering of certain commands (as in the table
for TSO in Section 3). The executions of a program p on memory model m are
those executions which respect the order <m(p):
execm(o, p) =̂ {e : exec0(o, p) | ∀ i , j : dom e • e(i) <m(p) e(j )⇒ i < j}
For all c1, c2 ∈ Command , the memory order for TSO is defined to maintain the
program order unless the first command is a store and the second a load (the
condition represented in the table in Section 3).
c1 <TSO(p) c2 ⇔ c1 <p c2 ∧ (¬ (store?(c1) ∧ load?(c2)) ∨
(∃ f : Command • c1 <p f ∧ f <p c2 ∧ fence?(f )))
The final predicate ensures we maintain program order if c1 and c2 are separated
by a fence. Note that bypassing when the commands are to the same variable is
covered by condition (b) above.
Example 3. Consider behaviour 〈write(t1, 1, 2); read(t1, 1, 2); read(t2, 0, 0)〉 of
seqlock consistent with a program p. For all commands c1 and c2 where c1.i =
write1 and c2.i = read1, we have c1 <TSO(p) c2. However, it is not the case
that c1 <TSO(p) c2 for any c1 and c2 where c1.t 6= c2.t . Considering just the
operation write(t1, 1, 2), the second c++ statement corresponds to commands
load(t1, write1, c) followed by store(t1, write1, c, 2). These commands are pre-
ceded by the command store(t1, write1, x2, 2) corresponding to the statement
x2 = d2 (as d2 = 2). Hence, we have store(t1, write1, x2, 2) <p load(t1, write1, c)
<p store(t1, write1, c, 2). However, on TSO while store(t1, write1, x2, 2) <TSO(p)
store(t1, write1, c, 2) and load(t1, write1, c) <TSO(p) store(t1, write1, c, 2), it is
not the case that store(t1, write1, x2, 2) <TSO(p) load(t1, write1, c). 2
4.2 Relating executions to histories
Histories can be derived from a set of executions as follows. Let outo be a partial
function which returns the output value produced on completion of the execution
e on object o5. The domain of outo will be those executions which end with the
final command of an operation of o. The history corresponding to an execution
e is then defined by hist(e), where last s is the last element of a sequence s, and
front s is the sequence s without the last element:
hist(e) =̂


〈 〉 if e = 〈 〉
hist(front e)a 〈last e〉 if inv?(last e)
hist(front e)a 〈ret((last e).t , (last e).i , outo(e))〉 if e ∈ dom outo
hist(front e) otherwise
5 Since commands are deterministic there is exactly one such value.
4.3 Linearizability on a weak memory model
The observational definition of linearizability generalises that of Section 2. Where-
as the concrete histories which the existing definition refers to are elements of
{hist(e) | e ∈ exec(o, p)}, those for the observational definition are elements of
{hist(e) | e ∈ execm(o, p)}, for a given memory model m.
Definition 3 (Linearizability on memory model m). An implementation
of a concurrent object o is linearizable on memory model m with respect to a
specification of the object when, for any program p representing calls to the object,
for each history in {hist(e) | e ∈ execm(o, p)}, there exists a (sequential) history
hs of the specification such that the conditions of Definition 1 hold. 2
Note that the relationship between abstract and concrete histories in this def-
inition are identical to that in Definition 1. Hence, there is no need to change
the proof method or tool support. The memory model would be accounted for
in the derivation of the implementation model of the approach of Derrick et al.
[5, 6, 15], rather than in the simulation rules.
Below we show that, for TSO, Definition 3 is equivalent to Definition 2.
Given o ∈ Object , we let tso(o) denote the corresponding object on TSO, i.e.,
the object extended to include store buffers and flush commands for each thread
(see [8] for one approach for doing this). The function hist that derives TSO
histories from TSO executions is as in Section 4.2 with the addition of flush
commands being retained.
Theorem 1. Given Hist(E ) =̂ {hist(e) | e ∈ E} and Trans(H ) =̂ {trans(h) |
h ∈ H }, for any set of executions E and set of histories H :
Trans(Hist(exec(tso(o), p))) = Hist(execm(o, p))
That is, the set of concrete histories related to abstract histories by the standard
definition of linearizabilty are the same in each approach.
Proof For each e ∈ exec(o, p) there will be a set of executions in exec(tso(o), p).
Each such execution etso is derived from e by adding flush commands such that
the following holds.
∃maptso : {i : dom etso | store?(etso(i))}֌→ {i : dom etso | flush?(etso(i))} •
(∀ i : dommaptso •
i < maptso(i) ∧
(∄j : dom etso • i < j < maptso(i) ∧ (fence?(etso(j )) ∨ rmw?(etso(j ))))) ∧
(∀ i , j : dommaptso • i < j ∧ etso(i).t = etso(j ).t ⇒ maptso(i) < maptso(j ))
That is, there exists a bijection mapping the positions of stores in etso and flushes
in etso such that the flushes occur after the matching stores but before the next
fence or read-write-modify command (which includes a fence as discussed in
Section 3), if any, and the matching flushes for stores of a given thread t are in
the order of the stores. The latter is due to the store buffer for a given thread
being a FIFO queue.
Furthermore, all threads other than a given thread t run as if each store of
t occurs at the point where the associated flush occurs.
Similarly, for each e∈exec(o, p) there will be a set of executions in execm(o, p).
Each such execution em is derived by reordering commands, i.e, items em =
items e (where items s is the bag of elements in the range of sequence s), such
that the following holds.
∃mapm : {i : dom e | store?(e(i + 1))}֌→ {i : dom em | store?(em(i))} •
(∀ i : dommapm •
i < mapm(i) ∧
(∄j : dom em • i < j < mapm(i) ∧ (fence?(em(j )) ∨ rwm?(em(j ))))) ∧
(∀ i , j : dommapm • i < j ∧ em(i).t = em(j ).t ⇒ mapm(i) < mapm(j ))
That is, there exists a bijection mapping the positions of the commands im-
mediately preceding stores before reordering (i.e., in e) to the positions of the
stores in the reordered execution em . The stores cannot be reordered with fences
or read-modify-write commands, nor with other stores of the same thread. The
latter ensures the order of the moved stores is the same as their original ordering.
In this case, all threads other than a given thread t run as if each store of t
occurs at the point where the store is moved to (t runs as if the store occurs in
its original position due to bypassing).
It can readily be deduced from the above that for any etso ∈ exec(tso(o), p)
there is an em ∈ execm(o, p), and vice versa, such that the executions include the
same commands (apart from flush commands) and for a given store command s,
the position of s’s flush with respect to other commands in etso is the position
of s with respect to other commands in em .
Applying hist to etso and then trans to the resulting history gives us a his-
tory htso where the return of each operation is either the last command of that
operation, or a flush associated with a store of the operation, whichever occurs
later in etso .
Applying hist to em gives us a history hm where the return of each oper-
ation is the last command of that operation which may be a store which has
been moved forward in the execution beyond the original last command of the
operation.
Hence, due to the correspondence between positions of flushes in etso and the
positions that stores are moved to in em it follows that htso = hm . Therefore,
Trans(Hist(exec(tso(o), p))) = Hist(execm(o, p)) as required. 
Example 4. Consider the concurrent object in Figure 3 and a program p on the
object in which a thread t1 calls OpOne and a thread t2 calls OpTwo. If the
values stored to x and y are not flushed until the end, then one can observe
the following behaviour on TSO: 〈OpOne(t1, 1, 0); OpTwo(t2, 0, 1)〉. The table
below captures the program order of p, and the memory order that results.
(Commands are abbreviated to their essential components for readability.)
word x=0, y=0;
OpOne(out word x1, y1) {
x=1;
x1=x;
y1=y;
}
OpTwo(out word x1, y1) {
y=1;
y1=y;
x1=x;
}
Fig. 3. Simple concurrent object
Name Program order of p Memory order for TSO
inv1 inv(t1)
s1 store(t1, x , 1) inv1 <TSO(p) s1
l1 load(t1, x ) inv1 <TSO(p) s1, inv1 <TSO(p) l1
l2 load(t1, y) inv1 <TSO(p) s1, inv1 <TSO(p) l1 <TSO(p) l2
inv2 inv(t2)
s2 store(t2, y , 1) inv2 <TSO(p) s2
l3 load(t2, y) inv2 <TSO(p) s2, inv2 <TSO(p) l3
l4 load(t2, x ) inv2 <TSO(p) s2, inv2 <TSO(p) l3 <TSO(p) l4
From this one can construct valid executions that respect program order, e.g.,
e = 〈inv1, s1, l1, l2, inv2, s2, l3, l4〉. An associated execution on TSO which corre-
sponds to the behaviour 〈OpOne(t1, 1, 0);OpTwo(t2, 0, 1)〉 is etso = 〈inv1, s1, l1, l2,
inv2, s2, l3, l4,flush(t1, OpOne1),flush(t2, OpTwo1)〉. The corresponding execution
respecting memory order is em = 〈inv1, l1, l2, inv2, l3, l4, s1, s2〉. The histories of
etso and em can then be calculated as follows:
hist(etso) = 〈inv(t1, OpOne1,⊥), ret(t1, OpOne1, (1, 0)), inv(t2, OpTwo1,⊥),
ret(t2, OpTwo1, (0, 1)),flush(t1, OpOne1),flush(t2, OpTwo1)〉
hist(em) = 〈inv(t1, OpOne1,⊥), inv(t2, OpTwo1,⊥), ret(t1, OpOne1, (1, 0)),
ret(t2, OpTwo1, (0, 1))〉
Then it is easy to see that trans(hist(etso)) is the same as hist(em). 2
5 Generalising to other memory models
The novelty of the work presented here is that it allows the definition of lineariz-
ability to be easily applied to other other well understood architectures. One
example that is easy to illustrate is the Partial Store Order (PSO). PSO essen-
tially mimics TSO except with one additional relaxation, namely that PSO only
guarantees stores to the same variable are in order whereas stores to different
variables may be reordered. Hence, for all c1, c2 : Command , its memory order
on program p is
c1 <PSO(p) c2 ⇔ c1 <p c2 ∧
(¬ (store?(c1) ∧ load?(c2) ∨
store?(c1) ∧ store?(c2) ∧ c1.var 6= c2.var) ∨
(∃ f : Command • c1 <p f ∧ f <p c2 ∧ fence?(f )))
The Power and ARM architectures are more complex. As well as allowing
reordering of commands these architectures (1) are non-multiple-copy-atomic,
meaning a write by one thread may propagate to the other threads at different
times, and (2) allow speculative execution, where statements after a branch com-
mand may be executed before the branch condition has been determined (and
executions of paths not subsequently followed discarded).
The former can be incorporated into our framework by allowing each thread
to have its own copy of the global variables in the implementation model (as
suggested in [13]). The latter can be incorporated by enabling the implemen-
tation model to nondeterministically decide on a branch condition at any time
and then terminate when the decision is found to be incorrect. Since speculative
execution does not effect the external behaviour of a concurrent object before
the branch point is reached, no new behaviour is introduced when an execution
is terminated at the branch point. The nondeterminism ensures all possible spec-
ulative executions are considered, including those which do not terminate at the
branch point.
Like command reordering, the above behaviours of Power and ARM can
be observed via systematic testing [13]; they do not require an architectural
understanding of the memory model. Incorporating them into our framework is
an ongoing area of work.
In addition to providing a general definition of correctness for a variety of
memory models, the framework allows us to use the existing simulation rules
and tool support for linearizability. Specifically, since the framework does not
include architectural details in the model derived from the code we do not need
new simulation rules or tool support for each memory model. All that is needed
is the ability to derive implementation models from code. This is an important
area of future work. In Derrick et al. [5], sequentially consistent executions are
derived from a state transition system in which each transition corresponds to
a command and is enabled precisely when a program counter variable pc, for a
given thread, is set to the line number of that command in the program code.
To allow reordering, we would need to allow certain commands to be able to
occur over a range of values of pc, while respecting additional constraint on the
relative order of their occurrence with other commands such as fences.
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